

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	1	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO. 2000P19188US	CONFIRMATION NO. 8176
10/065,212		09/26/2002	Raj Kumar Jain		
31366	7590	11/10/2004		EXAMINER	
HORIZON IP PTE LTD 166 Kallang Way				LE, THON	G QUOC
6th Floor SINGAPORE 349249				ART UNIT	PAPER NUMBER
SINGAPORE		,		2818	
				DATE MAILED: 11/10/2004	I

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	A SIL	
		Applicant(s)	
Office Action Summary	10/065,212	JAIN, RAJ KUMAR	
•	Examiner	Art Unit	
The MAILING DATE of this communication Period for Reply	Thong Q. Le	2818	
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICATI - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communicatic - If the period for reply specified above is less than thirty (30) days, - If NO period for reply is specified above, the maximum statutory p - Failure to reply within the set or extended period for reply will, by - Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b). Status	ON. FR 1.136(a). In no event, however, may a replon. a reply within the statutory minimum of thirty (the period will apply and will expire SIX (6) MONTH	ly be timely filed 30) days will be considered timely.	
1) Responsive to communication(s) filed on	•		
	This action is non-final.		
3) Since this application is in condition for al closed in accordance with the practice un Disposition of Claims	nder <i>Ex parte Quayle</i> , 1935 C.D.	rs, prosecution as to the merits is 11, 453 O.G. 213.	
4)⊠ Claim(s) <u>1-19</u> is/are pending in the applica	ation.		
4a) Of the above claim(s) is/are with	drawn from consideration		
5) Claim(s) is/are allowed.	and constant and the	•	
6)⊠ Claim(s) <u>1-4,13-15,17 and 18</u> is/are rejecte	ed.		
7)⊠ Claim(s) <u>5-12,16 and 19</u> is/are objected to.			
8) Claim(s) are subject to restriction an	nd/or election requirement		
Application Papers			
9) The specification is objected to by the Exam	niner.		
10) The drawing(s) filed on is/are: a) a	ccepted or b) objected to by the E	Examiner.	
Applicant may not request that any objection to	the drawing(s) be held in abovened	C 07 OFD 4 0-4 1	
The proposed drawing correction filed on	is: a)□ approved b)□ disar	oproved by the Examiner.	
in approved, corrected drawings are required in	reply to this Office action		
12) The oath or declaration is objected to by the	Examiner.		
Priority under 35 U.S.C. §§ 119 and 120			
13) Acknowledgment is made of a claim for fore	ign priority under 35 U.S.C. § 11	9(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:			
1. Certified copies of the priority docume	ents have been received.		
2. Certified copies of the priority docume	ents have been received in Applic	eation No	
Copies of the certified copies of the prapplication from the International E See the attached detailed Office action for a list	iority documents have been rece	eived in this National Stage	
14) Acknowledgment is made of a claim for domes	stic priority under 25 H.O.O.O.	ived.	
	rougoional amadi. P	•	
y a claim for dome	stic priority under 35 U.S.C. && 1	eceived.	
,	. , , , , , , , , , , , , , , , , , , ,	20 aliu/01 2 .	
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Retent Reserved.	4) 🔲 Interview Summ	ary (PTO-413) Paper No(s)	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	→ Notice of Informa	al Patent Application (PTO-152)	
S. Patent and Trademark Office	6)		
TO-326 (Rev. 04-01) Office A	Action Summary		

Application/Control Number: 10/065,212

Art Unit: 2818

Page 2

DETAILED ACTION

Claims 1-19 are presented for examination.

Specification

2. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Drawings

3. The drawings in this application are objected to by the Draftsperson as informal. Any drawing corrections requested, but not made in the prior application should be repeated in this application if such changes are still desired. If the drawings were changed and approved during the prosecution of the prior application, a petition may be filed under 37 CFR 1.182 requesting the transfer of such drawings, provided the parent application has been abandoned. However, a copy of the drawings as originally filed must be included in the 37 CFR 1.60 application papers to indicate the original content.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1-4, 13-15, 17-18 are rejected under 35 U.S.C. 102(b) as being anticipated by Taylor (U.S. Patent No. 5,844,856).

Application/Control Number: 10/065,212

Art Unit: 2818

Regarding claim 1, 13-14, 17 Taylor discloses an IC (Figure 1) comprising : a memory cell array having a plurality of memory cells (Figure 2);

a first ((Figure 2, 118) and a second port (Figure 2, 120), each of memory cells being coupled to the first and second ports (Figure 2);

a cache memory (Figure 5, 500, Column 1, lines 51-67, Column 2, lines 1-10) coupled to the first and second ports (Column 1, lines 50-65), wherein during a read operation subject to one of the memory cell through one of the first and second ports a data stored in one of the memory cells is read out from the cache memory if it is determined that the cache memory contains the data stored in one of the memory cells (Column 1, lines 59-65, Column 9, lines 33-37); and a refresh control circuit (Column 7, lines 8-10) performing a refresh of the information stored within the memory cells , the refresh control circuit refreshing memory cell through on of the ports while reading data out of the cache memory (Column 5, lines 45-48, Column 7, lines 35-65). More specifically, Taylor discloses memory cell array having a plurality of dynamic memory cell (Column 4, lines 44) as claim 13 discloses.

Regarding claims 2, 15, Taylor discloses the cache memory comprises a tag portion and address portion, and a data portion corresponding to each other, and the tag portion indicates if the corresponding address and data portions contain a valid address and data value (Column 51-65, Column 9, lines 33-38).

Regarding claims 3-4, Taylor discloses the first and second ports each comprising an address path and a data read path, the address paths of the first and second ports being connected to the address portion of the cache memory and the data

Application/Control Number: 10/065,212

Art Unit: 2818

read paths of the first and second ports being connected to the data portion (Column 1, lines 51-65, Column 5, lines 30-67, Column 6, lines 1-61).

Regarding claim 18, Taylor discloses the refresh operation is performed for a row of memory cells through the second port, and a read command received through the cache memory in parallel to the refresh operation (Figure 1, Column 5, lines 30-52).

Allowable Subject Matter

6. Claims 5-12, 16, 19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 5-12, 16, 19 include allowable subject matter since the prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Taylor (U.S. Patent No. 5,844,856), and others, does not teach the claimed invention having address comparator Figure 1, 44 is designed to compare an address being provided through the at least one of the ports and an address being provided from the address portion of the address memory, and in case of a match designed to output the data stored in the corresponding memory cell onto the read path of the at least one port Figure 1, 20, 30 as claims 5-10 disclose, and each memory cell of memory cell array comprises a first selection transistor Figure 3, 112 coupled to the first port and a second selection transistor Figure 3, 115 coupled to the second port and a storage node Figure 3,111 connected to the first and second selection transistors as claims 11-12, 16, 19 disclose.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thong Q. Le whose telephone number is 703-306-9123. The examiner can normally be reached on 8:00am-5:00pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms can be reached on 703-308-4910. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-306-3329.

Thong Q. Le Examiner Art Unit 2818

October 29, 2004

THONG LEI PRIMARY EXAMINER